Classifications

• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03C—MODULATION
  • H03C3/00—Angle modulation
  • H03C3/02—Details
  • H03C3/09—Modifications of modulator for regulating the mean frequency
  • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
  • H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
  • H03C3/0933—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop using fractional frequency division in the feedback loop of the phase locked loop
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03C—MODULATION
  • H03C3/00—Angle modulation
  • H03C3/02—Details
  • H03C3/09—Modifications of modulator for regulating the mean frequency
  • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
  • H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
  • H03C3/0925—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop applying frequency modulation at the divider in the feedback loop
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
  • H03D7/16—Multiple-frequency-changing
  • H03D7/161—Multiple-frequency-changing all the frequency changers being connected in cascade
  • H03D7/163—Multiple-frequency-changing all the frequency changers being connected in cascade the local oscillations of at least two of the frequency changers being derived from a single oscillator
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
  • H03L7/00—Automatic control of frequency or phase; Synchronisation
  • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
  • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
  • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
  • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
  • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
  • H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider

Definitions

• This invention relates generally to frequency synthesizers .and more particularly to a fractional-N frequency synthesizer employing direct digital automatic frequency control useful in radiotelephone communications equipment.
• Phase-locked loop (PLL) frequency synthesis is a well known technique for generating one of many related signals from a frequency variable voltage controlled oscillator (VCO).
• VCO frequency variable voltage controlled oscillator
• an output signal from the VCO is coupled to a progr.ammable frequency divider which divides by a selected integer number to provide a frequency divided signal to a phase detector.
• the phase detector compares the frequency divided signal to a reference signal from another fixed frequency oscillator which, often, is selected for stability of frequency over time and environmental ch.anges.
• any difference in phase between the frequency divided signal and the reference signal is output from the phase detector, coupled through a loop filter, and applied to the VCO in a manner which causes the output sign-al from the VCO to change in frequency such that the phase error between the frequency divided signal and the reference signal is minimized. Since the programmable divider divides by integers only, the output frequency step size is constrained to be equ.al to the reference signal frequency.
• Fraction ⁇ -N synthesis allows the use of a reference frequency which is much higher than the actual channel spacing and allows designs to use wider b-andwidths due to the reduction of low frequency spurious outputs. Wider bandwidths allow fast lock times and the possibility of wideband modulation applied to the reference input or the fractional division scheme.
• Control of the divisor of a programmable frequency divider is usu.ally maintained by way of a multiple bit binary number which is applied to the programmable frequency divider.
• the binary number for a fractional-N synthesizer is created in a digital network and coupled to the programmable frequency divider. Description of divider controls may be found in U.S. Patent Nos. 5,055,800 and 5,070,310 and 5,093,632.
• Modulation of a fractional-N synthesizer has been accomplished by adding or subtracting a digital value, corresponding to the modulation signal, from the digital number applied to the programmable divider which establishes the divisor v-alue.
• One such technique of modulation has been described in U.S. Patent
• modulation is coupled to a fractional-N synthesizer as the sixteen least significant bits of a twenty-four bit channel control number.
• AFC Automatic Frequency Control
• radio equipment is typically achieved by automatically causing fine corrections to the frequency of a reference oscillator based upon a higher stability standard.
• AFC derived from an external standard is described in U.S. Patent No. 4,887,050 in which a frequency offset between a received signal and a digital receiver local oscillator is corrected in substantially one step.
• Such AFC networks for digital receivers require a conversion from the digital detection accomplished by the digital receiver to an analog correction signal to be applied to the local oscillator.
• the conversion requires additional components.
• the present invention encompasses a digital frequency synthesizer with automatic frequency control (AFC) and the capability of modulating an input signal on a carrier signal.
• the carrier signal frequency is selected by a selected divisor value and the input signal is converted to one of a predetermined plurality of representative numbers.
• An offset number is generated, corresponding to a difference between the frequency of the carrier signal frequency and a predetermined frequency, and added to the one of a predetermined plurality of representative numbers so that said divisor value may be selected.
• FIG. 1 is a block diagram of a radio transceiver which may employ the present invention.
• FIG. 2 is a block diagram of a synthesizer for the transceiver of FIG. 1, which may employ the present invention.
• FIG. 3 is a block diagr ⁇ im of a digital network for a fractional-N synthesizer useful in the radio transceiver of FIG. 1.
• FIG. 4 is a Z-transform diagram of a second order ripple accumulator for the digital network of FIG. 3.
• FIG. 5 is a block diagr,am of the modulation processing network of FIG. 2, which may employ the present invention.
• a digital radio transceiver such as that useful in a digital radiotelephone system and shown in FIG. 1, may advantageously employ the present invention.
• One v-ariety of digital radio transceivers employing a version of time division multiple access (TDMA) may be employed in the GSM Pan-European digital radiotelephone system. This system requires radio equipment capable of rapid changes of frequency with GMSK modulation for the transmission of digital data and digitized voice.
• TDMA time division multiple access
• a multiaccumulator fractional-N synthesizer is employed in the preferred embodiment described herein. Proper modulation is realized by a look-up table which converts .an input data stream to be transmitted into instantaneous frequency offsets for the fractional-N synthesizer. The loop division value of the synthesizer is adjusted accordingly to follow the instantaneous frequency offset required for the GMSK modulated signal.
• fractional-N synthesizer configuration of the preferred embodiment is operated upon with large accumulators to eliminate spurious signals, to provide D/A correction to reduce discrete spurious signals, and to provide direct digital modulation to the PLL.
• Either ripple or latched accumulators may be used in the present invention without affecting the scope of the invention.
• a reference oscillator 101 provides a reference signal, F r , which remains relatively constant in frequency over time and extremes of environment and which is applied to frequency synthesizer 103.
• the output of the synthesizer is used by both the receiver 105 and the transmitter 107 to produce the local oscillator and the modulated transmit signal, respectively.
• Control over functions of the transceiver, such as channel of operation frequency, is provided by control logic 109 function.
• the synthesizer 103 of FIG. 2 employs a voltage controlled oscillator (VCO) 201 operating in a band of frequencies between 890 and 915 MHz when supplying a carrier to the transmitter 107, and operating in a band of frequencies between 802 and 827 MHz when supplying a signal to the receiver 105.
• VCO voltage controlled oscillator
• Other embodiments such as a direct conversion receiver, may employ different frequency bands.
• the output frequency from the VCO 201 is also coupled to the programmable frequency divider 203 where the frequency of the VCO output signal is divided by a divisor having a value determined by digital network 200 and the coarse channel adjustment.
• the divided VCO output signal frequency is compared in a phase comparator 205 to the signal FR from the reference oscillator 101.
• the resulting comparison output from the phase comparator 205 is coupled to a convention ⁇ loop filter 209 and then, as a control signal, to the VCO 201.
• the VCO 201 supplies a signal to a receiver mixer 211 which converts a signal received by an antenna 213 and coupled through a filter 215 to a frequency which, .after filtering by a filter 217, can be demodulated by demodulator 219.
• the output sign-al from VCO 201 is also coupled to a divider 221 before being applied to the frequency synthesizer control network 223.
• the signal from divider 221 then acts as the reference for the receiver second local oscillator which comprises the VCO 225 and synthesizer control 223.
• the divider 221 divisor is determined by control logic 109.
• the output of a second VCO 225 is coupled to a mixer 227 and to a mixer 229 via phase shifter 231.
• An in phase signal (I) and a quadrature phase signal (Q) are developed from the converted received signal and output as information from demodulator 219.
• the quadrature signals may also be combined in the demodulator 219 and the control logic 109 as shown in U.S. Patent No. 4,887,050 so that the channel offset from the control logic 109 represents a difference in frequency, if any, between the signal received and the output signal from the VCO 201.
• the ch.annel offset is coupled to the modulation processing network 215 without having to be converted from the digital domain to an analog signal.
• a first accumulator 301 accepts a twenty four bit input from the modulation processing network 215 as the least significant bits (LSB) to a 27 bit adder 303 and three feedback bits are input as the three most significant bits (MSB) of the input to the adder 303.
• the output from the adder 303 (27 bits wide) is input to a data latch 307.
• the output from the data latch 307 is coupled to the adder 303 to enable the accumulator to provide integration of the modulation processing network 215 output number.
• the output from the adder 303 is also split into three MSB .and twenty four LSB bits; the twenty four LSB are coupled to an adder 309 in a second accumulator 311.
• the three MSB are added to the feedback three MSB in a three-bit adder 313, with the result being coupled to the adder 309.
• the integrated twenty-seven bit output from a second accumulator 311 is coupled to a 27 bit adder (feedback logic) 317 which creates a signed three bit output by considering whether the adder 309 sum is less than -2D, less than -D, greater than +D, or greater than +2D.
• the three MSB output from the feedback logic 317 are coupled, as CARRY OUT, to the programmable frequency divider 203.
• the three MSB bits are also fed back from the feedback logic 317 to the first accumulator 301 and to the three bit adder 313.
• a second order digital network 200 having a Z-transform model as diagrammed in FIG. 4, is employed in the fractional-N synthesizer of the preferred embodiment.
• the modulation information is applied to the modulation processing network 215 as shown in FIG. 2 as the sixteen least significant bits of the twenty-four LSB of the channel control.
• the data rate is 270.83333 kb with a BT product of 0.3. This results in a frequency of about 81 kHz which must be passed with low distortion through the PLL as modulation.
• FIG. 5 is a block diagram of the modulation processing network 215.
• the modulation data to be transmitted from the transmitter 107 is clocked into the shift register 503.
• the incoming modulation data (digitized voice, facsimile, etc. ) will be operated upon five bits at a time to determine the frequency trajectory of the transmitted signal. Accordingly, during each bit clock cycle there are 32 frequency versus time patterns available (2 5 ) and each of these patterns are stored in the conventional ROM 505.
• the data is serially loaded into the shift register 503 so that the present and the four previous bits are available. These five bits are input as the address MSB to ROM 505 and point to the ROM location which has the needed frequency versus time pattern.
• the pattern is output by using a clock to drive a conventional counter 507 which sequentially addresses the ROM locations via the address LSB of the ROM 505 to generate the frequency versus time pattern.
• the shift register 503 advances and a new frequency versus time pattern is pointed to and subsequently clocked out to a three-input adder 509.
• the clock is a sixteen times multiple of the bit clock.
• the channel offset which is output from the control logic 109, represents a fine automatic frequency control (AFC) derived from the received signal and is input to two ports of the three input adder 509.
• the control logic 109 dete ⁇ nines the AFC value during the receive time slot of the GSM radiotelephone system and applies a sixteen bit wide AFC to the LSB of the output of the ROM 505 by way of the adder 509.
• the digital addition results in an offset to the modulation data applied to the digital network 200.
• This technique of coupling fine AFC information to the synthesizer loop results in the reduction of analog to digital converters and oscillator warping circuitry from a conventional AFC implementation.

Landscapes

• Engineering & Computer Science (AREA)
• Power Engineering (AREA)
• Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Priority Applications (2)

Applications Claiming Priority (2)

Publications (1)

Family

ID=24791660

Family Applications (1)

Country Status (5)

Cited By (1)

Families Citing this family (63)

Citations (2)

Family Cites Families (7)

• 1991
  • 1991-05-03 US US07/695,120 patent/US5111162A/en not_active Expired - Lifetime
• 1992
  • 1992-04-06 WO PCT/US1992/002916 patent/WO1992020144A1/en active Application Filing
  • 1992-04-06 GB GB9225942A patent/GB2261780B/en not_active Expired - Lifetime
  • 1992-04-06 CA CA002083372A patent/CA2083372C/en not_active Expired - Fee Related
  • 1992-04-06 DE DE4291263A patent/DE4291263C2/de not_active Expired - Lifetime
  • 1992-04-06 DE DE4291263T patent/DE4291263T1/de active Pending

Patent Citations (2)

Also Published As

Similar Documents

Legal Events